



Single/Dual/Quad, 28MHz, Low-Noise, Low-Voltage, Precision Op Amps

General Description


The MAX410/MAX412/MAX414 single/dual/quad op amps set a new standard for noise performance in high-speed, low-voltage systems. Input voltage-noise density is guaranteed to be less than $2.4\text{nV}/\sqrt{\text{Hz}}$ at 1kHz. A unique design not only combines low noise with $\pm 5\text{V}$ operation, but also consumes 2.5mA supply current per amplifier. Low-voltage operation is guaranteed with an output voltage swing of $7.3\text{V}_{\text{P-P}}$ into $2\text{k}\Omega$ from $\pm 5\text{V}$ supplies. The MAX410/MAX412/MAX414 also operate from supply voltages between $\pm 2.4\text{V}$ and $\pm 5\text{V}$ for greater supply flexibility.

Unity-gain stability, 28MHz bandwidth, and $4.5\text{V}/\mu\text{s}$ slew rate ensure low-noise performance in a wide variety of wideband and measurement applications. The MAX410/MAX412/MAX414 are available in DIP and SO packages in the industry-standard single/dual/quad op amp pin configurations. The single comes in an ultra-small TDFN package (3mm \times 3mm).

Applications

Low-Noise Frequency Synthesizers
Infrared Detectors
High-Quality Audio Amplifiers
Ultra Low-Noise Instrumentation Amplifiers
Bridge Signal Conditioning

Typical Operating Circuit



Features

- ◆ Voltage Noise: $2.4\text{nV}/\sqrt{\text{Hz}}$ (max) at 1kHz
- ◆ 2.5mA Supply Current Per Amplifier
- ◆ Low Supply Voltage Operation: $\pm 2.4\text{V}$ to $\pm 5\text{V}$
- ◆ 28MHz Unity-Gain Bandwidth
- ◆ $4.5\text{V}/\mu\text{s}$ Slew Rate
- ◆ $250\mu\text{V}$ (max) Offset Voltage (MAX410/MAX412)
- ◆ 115dB (min) Voltage Gain
- ◆ Available in an Ultra-Small TDFN Package

Ordering Information


PART	TEMP RANGE	PIN-PACKAGE
MAX410CPA	0°C to +70°C	8 Plastic DIP
MAX410BCPA	0°C to +70°C	8 Plastic DIP
MAX410CSA	0°C to +70°C	8 SO
MAX410BCSA	0°C to +70°C	8 SO
MAX410EPA	-40°C to +85°C	8 Plastic DIP
MAX410BEPA	-40°C to +85°C	8 Plastic DIP
MAX410ESA	-40°C to +85°C	8 SO
MAX410BESA	-40°C to +85°C	8 SO
MAX410ETA	-40°C to +85°C	8 TDFN-EP*
MAX410MSA/PR	-55°C to +125°C	8 SO**
MAX410MSA/PR-T	-55°C to +125°C	8 SO**

*EP—Exposed paddle. Top Mark—AGQ.

**Contact factory for availability.

Ordering Information continued at end of data sheet.

Pin Configurations



MAX410/MAX412/MAX414

Single/Dual/Quad, 28MHz, Low-Noise, Low-Voltage, Precision Op Amps

ABSOLUTE MAXIMUM RATINGS

Supply Voltage 12V
 Differential Input Current (Note 1) $\pm 20\text{mA}$
 Input Voltage Range V_+ to V_-
 Common-Mode Input Voltage ($V_+ + 0.3\text{V}$) to ($V_- - 0.3\text{V}$)
 Short-Circuit Current Duration Continuous
 Continuous Power Dissipation ($T_A = +70^\circ\text{C}$)
 MAX410/MAX412
 8-Pin Plastic DIP (derate 9.09mW/ $^\circ\text{C}$ above $+70^\circ\text{C}$) ... 727mW
 8-Pin SO (derate 5.88mW/ $^\circ\text{C}$ above $+70^\circ\text{C}$) 471mW
 8-Pin TDFN (derate 24.4mW/ $^\circ\text{C}$ above $+70^\circ\text{C}$) 1951mW

MAX414
 14-Pin Plastic DIP (derate 10.00mW/ $^\circ\text{C}$ above $+70^\circ\text{C}$) 800mW
 14-Pin SO (derate 8.33mW/ $^\circ\text{C}$ above $+70^\circ\text{C}$) 667mW
 Operating Temperature Ranges:
 MAX41_C_ _ 0°C to $+70^\circ\text{C}$
 MAX41_E_ _ -40°C to $+85^\circ\text{C}$
 Storage Temperature Range -65°C to $+150^\circ\text{C}$
 Lead Temperature (soldering, 10s) $+300^\circ\text{C}$

Note 1: The amplifier inputs are connected by internal back-to-back clamp diodes. In order to minimize noise in the input stage, current-limiting resistors are not used. If differential input voltages exceeding $\pm 1.0\text{V}$ are applied, limit input current to 20mA.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

($V_+ = 5\text{V}$, $V_- = -5\text{V}$, $T_A = +25^\circ\text{C}$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Input Offset Voltage	V_{OS}	MAX410, MAX410B, MAX412, MAX412B		± 120	± 250		μV
		MAX414, MAX414B		± 150	± 320		
Input Bias Current	I_B			± 80	± 150		nA
Input Offset Current	I_{OS}			± 40	± 80		nA
Differential Input Resistance	$R_{IN(Diff)}$				20		$k\Omega$
Common-Mode Input Resistance	$R_{IN(CM)}$				40		$M\Omega$
Input Capacitance	C_{IN}				4		pF
Input Noise-Voltage Density	e_n	MAX410, MAX412, MAX414	10Hz		7		nV $\sqrt{\text{Hz}}$
			1000Hz (Note 2)		1.5	2.4	
		MAX410B, MAX412B, MAX414B	1000Hz (Note 2)		2.4	4.0	
Input Noise-Current Density	i_n	$f_O = 10\text{Hz}$			2.6		pA $\sqrt{\text{Hz}}$
		$f_O = 1000\text{Hz}$			1.2		
Common-Mode Input Voltage	V_{CM}			± 3.5	+3.7/ -3.8		V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 3.5\text{V}$		115	130		dB
Power-Supply Rejection Ratio	PSRR	$V_S = \pm 2.4\text{V}$ to $\pm 5.25\text{V}$		96	103		dB
Large-Signal Gain	A_{VOL}	$R_L = 2k\Omega$, $V_O = \pm 3.6\text{V}$		115	122		dB
		$R_L = 600\Omega$, $V_O = \pm 3.5\text{V}$		110	120		
Output Voltage Swing	V_{OUT}	$R_L = 2k\Omega$		+3.6 -3.7	+3.7/ -3.8		V
Short-Circuit Output Current	I_{SC}				35		mA
Slew Rate	SR	10k Ω 20pF load			4.5		V/ μs
Unity-Gain Bandwidth	GBW	10k Ω 20pF load			28		MHz
Settling Time	t_S	To 0.1%			1.3		μs
Channel Separation	C_S	$f_O = 1\text{kHz}$			135		dB

Single/Dual/Quad, 28MHz, Low-Noise, Low-Voltage, Precision Op Amps

MAX410/MAX412/MAX414

ELECTRICAL CHARACTERISTICS (continued)

(V₊ = 5V, V₋ = -5V, T_A = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply-Voltage Range	V _S		±2.4		±5.25	V
Supply Current	I _S	Per amplifier		2.5	2.7	mA

ELECTRICAL CHARACTERISTICS

(V₊ = 5V, V₋ = -5V, T_A = 0°C to +70°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	V _{OS}			±150	±350	μV
Offset Voltage Tempco	ΔV _{OS} /ΔT	Over operating temperature range		±1		μV/°C
Input Bias Current	I _B			±100	±200	nA
Input Offset Current	I _{OS}			±80	±150	nA
Common-Mode Input Voltage	V _{CM}		±3.5	+3.7/ -3.8		V
Common-Mode Rejection Ratio	CMRR	V _{CM} = ±3.5V	105	121		dB
Power-Supply Rejection Ratio	PSRR	V _S = ±2.4V to ±5.25V	90	97		dB
Large-Signal Gain	A _{VOL}	R _L = 2kΩ, V _O = ±3.6V	110	120		dB
		R _L = 600Ω, V _O = ±3.5V	90	119		
Output Voltage Swing	V _{OUT}	R _L = 2kΩ	±3.5	+3.7/ -3.6		V
Supply Current	I _S	Per amplifier			3.3	mA

ELECTRICAL CHARACTERISTICS

(V₊ = 5V, V₋ = -5V, T_A = -40°C to +85°C, unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	V _{OS}	MAX410, MAX410B, MAX412, MAX412B		±200	±400	μV
		MAX414, MAX414B		±200	±450	
Offset Voltage Tempco	ΔV _{OS} /ΔT	Over operating temperature range		±1		μV/°C
Input Bias Current	I _B			±130	±350	nA
Input Offset Current	I _{OS}			±100	±200	nA
Common-Mode Input Voltage	V _{CM}		±3.5	+3.7/ -3.6		V
Common-Mode Rejection Ratio	CMRR	V _{CM} = ±3.5V	105	120		dB
Power-Supply Rejection Ratio	PSRR	V _S = ±2.4V to ±5.25V	90	94		dB
Large-Signal Gain	A _{VOL}	R _L = 2kΩ, V _O = ±3.6V	110	118		dB
		R _L = 600Ω, V _O = +3.4V to -3.5V	90	114		
Output Voltage Swing	V _{OUT}	R _L = 2kΩ	±3.5	+3.7/ -3.6		V
Supply Current	I _S	Per amplifier			3.3	mA









Note 2: Guaranteed by design.

Note 3: All TDFN devices are 100% tested at T_A = +25°C. Limits over temperature for thin TDFNs are guaranteed by design.

Single/Dual/Quad, 28MHz, Low-Noise, Low-Voltage, Precision Op Amps

Typical Operating Characteristics

($V_+ = 5V$, $V_- = -5V$, $T_A = +25^\circ C$, unless otherwise noted.)











Single/Dual/Quad, 28MHz, Low-Noise, Low-Voltage, Precision Op Amps

Typical Operating Characteristics (continued)

($V_+ = 5V$, $V_- = -5V$, $T_A = +25^\circ C$, unless otherwise noted.)






MAX410/MAX412/MAX414



Single/Dual/Quad, 28MHz, Low-Noise, Low-Voltage, Precision Op Amps

Typical Operating Characteristics (continued)

($V_+ = 5V$, $V_- = -5V$, $T_A = +25^\circ C$, unless otherwise noted.)



Single/Dual/Quad, 28MHz, Low-Noise, Low-Voltage, Precision Op Amps

MAX410/MAX412/MAX414

Applications Information

The MAX410/MAX412/MAX414 provide low voltage-noise performance. Obtaining low voltage noise from a bipolar op amp requires high collector currents in the input stage, since voltage noise is inversely proportional to the square root of the input stage collector current. However, op amp current noise is proportional to the square root of the input stage collector current, and the input bias current is proportional to the input stage collector current. Therefore, to obtain optimum low-noise performance, DC accuracy, and AC stability, minimize the value of the feedback and source resistance.

Total Noise Density vs. Source Resistance

The standard expression for the total input-referred noise of an op amp at a given frequency is:

$$e_t = \sqrt{e_n^2 + (R_p + R_n)^2 i_n^2 + 4kT (R_p + R_n)}$$

where:

R_n = Inverting input effective series resistance

R_p = Noninverting input effective series resistance

e_n = Input voltage-noise density at the frequency of interest

i_n = Input current-noise density at the frequency of interest

T = Ambient temperature in Kelvin (K)

$k = 1.28 \times 10^{-23}$ J/K (Boltzman's constant)

In Figure 1, $R_p = R_3$ and $R_n = R_1 \parallel R_2$. In a real application, the output resistance of the source driving the input must be included with R_p and R_n . The following example demonstrates how to calculate the total output-noise density at a frequency of 1kHz for the MAX412 circuit in Figure 1.

Gain = 1000

$4kT$ at $+25^\circ\text{C} = 1.64 \times 10^{-20}$

$R_p = 100\Omega$

$R_n = 100\Omega \parallel 100k\Omega = 99.9 \Omega$

$e_n = 1.5\text{nV}/\sqrt{\text{Hz}}$ at 1kHz

$i_n = 1.2\text{pA}/\sqrt{\text{Hz}}$ at 1kHz

$e_t = [(1.5 \times 10^{-9})^2 + (100 + 99.9)^2 (1.2 \times 10^{-12})^2 + (1.64 \times 10^{-20}) (100 + 99.9)]^{1/2} = 2.36\text{nV}/\sqrt{\text{Hz}}$ at 1kHz

Output noise density = $(100)e_t = 2.36\mu\text{V}/\sqrt{\text{Hz}}$ at 1kHz.

In general, the amplifier's voltage noise dominates with equivalent source resistances less than 200Ω . As the equivalent source resistance increases, resistor noise

becomes the dominant term, eventually making the voltage noise contribution from the MAX410/MAX412/MAX414 negligible. As the source resistance is further increased, current noise becomes dominant. For example, when the equivalent source resistance is greater than $3k\Omega$ at 1kHz, the current noise component is larger than the resistor noise. The graph of Total Noise Density vs. Matched Source Resistance in the *Typical Operating Characteristics* shows this phenomenon. Optimal MAX410/MAX412/MAX414 noise performance and minimal total noise achieved with an equivalent source resistance of less than $10k\Omega$.

Voltage Noise Testing

RMS voltage-noise density is measured with the circuit shown in Figure 2, using the Quan Tech model 5173 noise analyzer, or equivalent. The voltage-noise density at 1kHz is sample tested on production units. When measuring op-amp voltage noise, only low-value, metal film resistors are used in the test fixture.

The 0.1Hz to 10Hz peak-to-peak noise of the MAX410/MAX412/MAX414 is measured using the test




Figure 1. Total Noise vs. Source Resistance Example




Figure 2. Voltage-Noise Density Test Circuit

Single/Dual/Quad, 28MHz, Low-Noise, Low-Voltage, Precision Op Amps




Figure 3. 0.1Hz to 10Hz Voltage Noise Test Circuit




Figure 4. 0.1Hz to 10Hz Voltage Noise Test Circuit, Frequency Response

circuit shown in Figure 3. Figure 4 shows the frequency response of the circuit. The test time for the 0.1Hz to 10Hz noise measurement should be limited to 10 seconds, which has the effect of adding a second zero to the test circuit, providing increased attenuation for frequencies below 0.1Hz.

Current Noise Testing

The current-noise density can be calculated, once the value of the input-referred noise is determined, by using the standard expression given below:

$$i_n = \frac{\sqrt{e_{no}^2 - [(A_{VCL})^2(4kT)(R_n + R_p)]}}{(R_n + R_p)(A_{VCL})} \text{ A}/\sqrt{\text{Hz}}$$

where:

R_n = Inverting input effective series resistance

R_p = Noninverting input effective series resistance

e_{no} = Output voltage-noise density at the frequency of interest ($\text{V}/\sqrt{\text{Hz}}$)

i_n = Input current-noise density at the frequency of interest ($\text{A}/\sqrt{\text{Hz}}$)

A_{VCL} = Closed-loop gain

T = Ambient temperature in Kelvin (K)

$k = 1.38 \times 10^{-23} \text{ J/K}$ (Boltzman's constant)

R_p and R_n include the resistances of the input driving source(s), if any.

If the Quan Tech model 5173 is used, then the A_{VCL} terms in the numerator and denominator of the equation given above should be eliminated because the Quan

Single/Dual/Quad, 28MHz, Low-Noise, Low-Voltage, Precision Op Amps

MAX410/MAX412/MAX414




Figure 5. Current-Noise Test Circuit

Tech measures input-referred noise. For the circuit in Figure 5, assuming R_p is approximately equal to R_n and the measurement is taken with the Quan Tech model 5173, the equation simplifies to:

$$i_n = \frac{\sqrt{e_{no}^2 - [(1.64 \times 10^{-20})(20 \times 10^3)]}}{(20 \times 10^3)} \text{ A}/\sqrt{\text{Hz}}$$

Input Protection

To protect amplifier inputs from excessive differential input voltages, most modern op amps contain input protection diodes and current-limiting resistors. These resistors increase the amplifier's input-referred noise. They have not been included in the MAX410/MAX412/MAX414, to optimize noise performance. The MAX410/MAX412/MAX414 do contain back-to-back input protection diodes which will protect the amplifier for differential input voltages of $\pm 0.1\text{V}$. If the amplifier must be protected from higher differential input voltages, add external current-limiting resistors in series with the op amp inputs to limit the potential input current to less than 20mA.

Capacitive-Load Driving

Driving large capacitive loads increases the likelihood of oscillation in amplifier circuits. This is especially true for circuits with high loop gains, like voltage followers. The output impedance of the amplifier and a capacitive load form an RC network that adds a pole to the loop response. If the pole frequency is low enough, as when driving a large capacitive load, the circuit phase margin is degraded.

In voltage follower circuits, the MAX410/MAX412/MAX414 remain stable while driving capacitive loads as great as 3900pF (see Figures 6a and 6b).




Figure 6a. Voltage Follower Circuit with 3900pF Load




Figure 6b. Driving 3900pF Load as Shown in Figure 6a

When driving capacitive loads greater than 3900pF, add an output isolation resistor to the voltage follower circuit, as shown in Figure 7a. This resistor isolates the load capacitance from the amplifier output and restores the phase margin. Figure 7b is a photograph of the response of a MAX410/MAX412/MAX414 driving a 0.015μF load with a 10Ω isolation resistor

The capacitive-load driving performance of the MAX410/MAX412/MAX414 is plotted for closed-loop gains of -1V/V and -10V/V in the % Overshoot vs. Capacitive Load graph in the *Typical Operating Characteristics*.

Feedback around the isolation resistor R_I increases the accuracy at the capacitively loaded output (see Figure 8). The MAX410/MAX412/MAX414 are stable with a 0.01μF load for the values of R_I and C_F shown. In general, for decreased closed-loop gain, increase R_I or C_F . To drive larger capacitive loads, increase the value of C_F .

Single/Dual/Quad, 28MHz, Low-Noise, Low-Voltage, Precision Op Amps




Figure 7a. Capacitive-Load Driving Circuit




Figure 8. Capacitive-Load Driving Circuit with Loop-Enclosed Isolation Resistor




Figure 7b. Driving a 0.015μF Load with a 10Ω Isolation Resistor




Figure 9. MAX410 Offset Null Circuit

TDFN Exposed Paddle Connection

On TDFN packages, there is an exposed paddle that does not carry any current but should be connected to V- (not the GND plane) for rated power dissipation.

Total Supply Voltage Considerations

Although the MAX410/MAX412/MAX414 are specified with ±5V power supplies, they are also capable of single-supply operation with voltages as low as 4.8V. The minimum input voltage range for normal amplifier operation is between V- + 1.5V and V+ - 1.5V. The minimum room-temperature output voltage range (with 2kΩ load)

is between V+ - 1.4V and V- + 1.3V for total supply voltages between 4.8V and 10V. The output voltage range, referenced to the supply voltages, decreases slightly over temperature, as indicated in the ±5V *Electrical Characteristics* tables. Operating characteristics at total supply, voltages of less than 10V are guaranteed by design and PSRR tests.

MAX410 Offset Voltage Null


The offset null circuit of Figure 9 provides approximately ±450μV of offset adjustment range, sufficient for zeroing offset over the full operating temperature range.

Single/Dual/Quad, 28MHz, Low-Noise, Low-Voltage, Precision Op Amps

Ordering Information (continued)

PART	TEMP RANGE	PIN-PACKAGE
MAX412CPA	0°C to +70°C	8 Plastic DIP
MAX412BCPA	0°C to +70°C	8 Plastic DIP
MAX412CSA	0°C to +70°C	8 SO
MAX412BCSA	0°C to +70°C	8 SO
MAX412EPA	-40°C to +85°C	8 Plastic DIP
MAX412BEPA	-40°C to +85°C	8 Plastic DIP
MAX412ESA	-40°C to +85°C	8 SO
MAX412BESA	-40°C to +85°C	8 SO
MAX414CPD	0°C to +70°C	14 Plastic DIP
MAX414BCPD	0°C to +70°C	14 Plastic DIP
MAX414CSD	0°C to +70°C	14 SO
MAX414BCSD	0°C to +70°C	14 SO
MAX414EPD	-40°C to +85°C	14 Plastic DIP
MAX414BEPD	-40°C to +85°C	14 Plastic DIP
MAX414ESD	-40°C to +85°C	14 SO
MAX414BESD	-40°C to +85°C	14 SO

Pin Configurations (continued)



MAX410/MAX412/MAX414

Chip Information

MAX410 TRANSISTOR COUNT: 132

MAX412 TRANSISTOR COUNT: 262

MAX414 TRANSISTOR COUNT: 2 × 262 (hybrid)

PROCESS: Bipolar

Single/Dual/Quad, 28MHz, Low-Noise, Low-Voltage, Precision Op Amps

Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
8 Plastic DIP	P8-1	21-0043
8 SO	S8-2	21-0041
8 TDFN-EP	T4833-2	21-0137
14 Plastic DIP	P14-3	21-0043
14 SO	S14-1	21-0041

PDIP/LEPS

		INCHES		MILLIMETERS	
		MIN	MAX	MIN	MAX
A	---	0.180	---	4.572	---
A1	0.015	---	0.38	---	---
A2	0.125	0.175	3.18	4.45	
A3	0.055	0.080	1.40	2.03	
B	0.015	0.022	0.381	0.56	
B1	0.045	0.065	1.14	1.65	
C	0.008	0.014	0.2	0.355	
D1	0.005	0.080	0.13	2.03	
E	0.300	0.325	7.62	8.26	
E1	0.240	0.310	6.10	7.87	
e	0.100	BSC.	2.54	BSC.	
eA	0.300	BSC.	7.62	BSC.	
eB	0.400	BSC.	10.16	BSC.	
L	0.115	0.150	2.921	3.81	

		INCHES		MILLIMETERS		N	MS001
		MIN	MAX	MIN	MAX		
D	0.348	0.390	8.84	9.91	8	AB	
D	0.735	0.765	18.67	19.43	14	AC	
D	0.745	0.765	18.92	19.43	16	AA	
D	0.885	0.915	22.48	23.24	18	AD	
D	1.015	1.045	25.78	26.54	20	AE	
D	1.14	1.265	28.96	32.13	24	AF	
D	1.360	1.380	34.54	35.05	28	*5	

NOTES:
1. D&E DO NOT INCLUDE MOLD FLASH
2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED .15mm (.006")
3. CONTROLLING DIMENSION: MILLIMETER
4. MEETS JEDEC MS001-XX AS SHOWN IN ABOVE TABLE
5. SIMILAR TO JEDEC MO-058AB
6. N = NUMBER OF PINS

PACKAGE FAMILY OUTLINE: PDIP .300"

1/1


21-0043 D
DOCUMENT CONTROL NUMBER REV

Single/Dual/Quad, 28MHz, Low-Noise, Low-Voltage, Precision Op Amps


Package Information (continued)

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.


MAX410/MAX412/MAX414



TOP VIEW



FRONT VIEW



SIDE VIEW

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.053	0.069	1.35	1.75
A1	0.004	0.010	0.10	0.25
B	0.014	0.019	0.35	0.49
C	0.007	0.010	0.19	0.25
e	0.050 BSC		1.27 BSC	
E	0.150	0.157	3.80	4.00
H	0.228	0.244	5.80	6.20
L	0.016	0.050	0.40	1.27

VARIATIONS:

DIM	INCHES		MILLIMETERS		N	MS012
	MIN	MAX	MIN	MAX		
D	0.189	0.197	4.80	5.00	8	AA
D	0.337	0.344	8.55	8.75	14	AB
D	0.386	0.394	9.80	10.00	16	AC

NOTES:


1. D&E DO NOT INCLUDE MOLD FLASH.
2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED 0.15mm (.006").
3. LEADS TO BE COPLANAR WITHIN 0.10mm (.004").
4. CONTROLLING DIMENSION: MILLIMETERS.
5. MEETS JEDEC MS012.
6. N = NUMBER OF PINS.

DALLAS SEMICONDUCTOR		MAXIM	
<small>PROPRIETARY INFORMATION</small>			
TITLE: PACKAGE OUTLINE, .150" SOIC			
<small>APPROVAL</small>	<small>DOCUMENT CONTROL NO.</small> 21-0041	<small>REV.</small> B	<small>REV.</small> 1/1

Single/Dual/Quad, 28MHz, Low-Noise, Low-Voltage, Precision Op Amps

Package Information (continued)

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.



Single/Dual/Quad, 28MHz, Low-Noise, Low-Voltage, Precision Op Amps

Package Information (continued)

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

MAX410/MAX412/MAX414


COMMON DIMENSIONS		
SYMBOL	MIN.	MAX.
A	0.70	0.80
D	2.90	3.10
E	2.90	3.10
A1	0.00	0.05
L	0.20	0.40
k	0.25 MIN.	
A2	0.20 REF.	

PACKAGE VARIATIONS							
PKG. CODE	N	D2	E2	e	JEDEC SPEC	b	[(N/2)-1] x e
T633-2	6	1.50±0.10	2.30±0.10	0.95 BSC	MO229 / WEEA	0.40±0.05	1.90 REF
T833-2	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF
T833-3	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF
T1033-1	10	1.50±0.10	2.30±0.10	0.50 BSC	MO229 / WEED-3	0.25±0.05	2.00 REF
T1033-2	10	1.50±0.10	2.30±0.10	0.50 BSC	MO229 / WEED-3	0.25±0.05	2.00 REF
T1433-1	14	1.70±0.10	2.30±0.10	0.40 BSC	----	0.20±0.05	2.40 REF
T1433-2	14	1.70±0.10	2.30±0.10	0.40 BSC	----	0.20±0.05	2.40 REF

NOTES:

1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES.
2. COPLANARITY SHALL NOT EXCEED 0.08 mm.
3. WARPAGE SHALL NOT EXCEED 0.10 mm.
4. PACKAGE LENGTH/PACKAGE WIDTH ARE CONSIDERED AS SPECIAL CHARACTERISTIC(S).
5. DRAWING CONFORMS TO JEDEC MO229, EXCEPT DIMENSIONS "D2" AND "E2", AND T1433-1 & T1433-2.
6. "N" IS THE TOTAL NUMBER OF LEADS.
7. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.
8. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.

-DRAWING NOT TO SCALE-

			
TITLE: PACKAGE OUTLINE, 6,8,10 & 14L, TDFN, EXPOSED PAD, 3x3x0.80 mm			
APPROVAL	DOCUMENT CONTROL NO.	REV.	2/2
	21-0137	I	

Single/Dual/Quad, 28MHz, Low-Noise, Low-Voltage, Precision Op Amps

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
5	10/08	Added rugged plastic product	1, 11

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16 **Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600**